


Figure 1

Figure 1 consists of 12 histograms arranged in a single column. Each histogram represents the distribution of the number of non-zero elements in the vector  $x$  for a specific value of  $n$ . The x-axis for all histograms is labeled 'x' and ranges from 0 to 120. The y-axis is labeled 'count' and ranges from 0 to 100. The histograms are for  $n = 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120$ . As  $n$  increases, the distribution of non-zero elements becomes wider and more spread out, with the peak count decreasing and the range of non-zero elements increasing.

Figure 1: Block diagram of the network architecture. The diagram shows four identical processing units stacked vertically. Each unit consists of a 'Netmod' (Network Module) on the left, a 'Switch Fabric' in the middle, and an 'SCP Interface Module' on the right. The 'Netmod' is connected to the 'Switch Fabric' via '16 Receive Cell buses (two per network module)' and '4 Primary, 4 Secondary Transmit Cell buses'. The 'Switch Fabric' is connected to the 'SCP Interface Module' via a 'Dual Port RAM Bus (2 buses)'. The 'SCP Interface Module' is connected to two 'SCP' (System Control Processor) modules. The 'SCP' modules are connected to 'Environmental Sensors (I²C)' and 'Compact PCI buses (2 per SCP I/F Mod)'.

F62



10

CODE REF. 4400




FIG. 4